• Skip to main content
  • Skip to secondary menu
  • Skip to footer

Technologies.org

Technology Trends: Follow the Money

  • Technology Events 2026-2027
  • Sponsored Post
  • Technology Markets
  • About
    • GDPR
  • Contact

Intel Launches Integrated Photonics Research Center

December 8, 2021 By admin Leave a Comment

Collaborative, multiple university center brings together world-renowned photonics and circuits researchers to pave the way for the next decade of compute interconnect.

SANTA CLARA, Calif. – What’s New: Intel Labs recently opened the Intel® Research Center for Integrated Photonics for Data Center Interconnects. The center’s mission is to accelerate optical input/output (I/O) technology innovation in performance scaling and integration with a specific focus on photonics technology and devices, CMOS circuits and link architecture, and package integration and fiber coupling.

“At Intel Labs, we’re strong believers that no one organization can successfully turn all the requisite innovations into research reality. By collaborating with some of the top scientific minds from across the United States, Intel is opening the doors for the advancement of integrated photonics for the next generation of compute interconnect. We look forward to working closely with these researchers to explore how we can overcome impending performance barriers.”
–James Jaussi, senior principal engineer and director of the PHY Research Lab in Intel Labs

Why It’s Important: The ever-increasing movement of data from server to server is taxing the capabilities of today’s network infrastructure. The industry is quickly approaching the practical limits of electrical I/O performance. As demand continues to increase, electrical I/O power-performance scaling is not keeping pace and will soon limit available power for compute operations. This performance barrier can be overcome by integrating compute silicon and optical I/O, a key research center focus.

Intel has recently demonstrated progress in critical technology building blocks for integrated photonics. Light generation, amplification, detection, modulation, CMOS interface circuits and package integration are essential to achieve the required performance to replace electrical as the primary high-bandwidth off-package interface.

Additionally, optical I/O has the potential to dramatically outperform electrical in the key performance metrics of reach, bandwidth density, power consumption and latency. Further innovations are necessary on several fronts to extend optical performance while lowering power and cost.

About the Research Center: The Intel Research Center for Integrated Photonics for Data Center Interconnects brings together universities and world-renowned researchers to accelerate optical I/O technology innovation in performance scaling and integration. The research vision is to explore a technology scaling path that satisfies energy efficiency and bandwidth performance requirements for the next decade and beyond.

Intel understands that academia is at the heart of technological innovation and seeks to catalyze innovation in research at leading academic institutions worldwide. Today’s announcement reflects Intel’s ongoing commitment to collaborate with academia in developing new and advanced technologies that improve and further computing as we know it.

The researchers participating in the Research Center include:

John Bowers, University of California, Santa Barbara
Project: Heterogeneously Integrated Quantum Dot Lasers on Silicon.
Description: The UCSB team will investigate issues with integrating indium arsenide (InAs) quantum dot lasers with conventional silicon photonics. The goal of this project is to characterize expected performance and design parameters of single frequency and multiwavelength sources.

Pavan Kumar Hanumolu, University of Illinois, Urbana-Champaign
Project: Low-power optical transceivers enabled by duo-binary signaling and baud-rate clock recovery.
Description: This project will develop ultra-low-power, high-sensitivity optical receivers using novel trans-impedance amplifiers and baud-rate clock and data recovery architectures. The prototype optical transceivers will be implemented in a 22 nm CMOS process to demonstrate very high jitter tolerance and excellent energy efficiency.

Arka Majumdar, University of Washington
Project: Nonvolatile reconfigurable optical switching network for high-bandwidth data communication.
Description: The UW team will work on low-loss, nonvolatile electrically reconfigurable silicon photonic switches using emerging chalcogenide phase change materials. Unlike existing tunable mechanisms, the developed switch will hold its state, allowing zero static power consumption.

Samuel Palermo, Texas A&M University
Project: Sub-150fJ/b optical transceivers for data center interconnects.
Description: This project will develop energy-efficient optical transceiver circuits for a massively parallel, high-density and high-capacity photonic interconnect system. The goal is to improve energy efficiency by employing dynamic voltage frequency scaling in the transceivers, low-swing voltage-mode drivers, ultra-sensitive optical receivers with tight photodetector integration, and low-power optical device tuning loops.

Alan Wang, Oregon State University
Project: 0.5V silicon microring modulators driven by high-mobility transparent conductive oxide.
Description: This project seeks to develop a low driving voltage, high bandwidth silicon microring resonator modulator (MRM) through heterogeneous integration between the silicon MOS capacitor with high-mobility Ti:In2O3 The device promises to overcome the energy efficiency bottleneck of the optical transmitter and can be co-packaged in future optical I/O systems.

Ming Wu, University of California, Berkeley
Project: Wafer-scale optical packaging of silicon photonics.
Description: The UC Berkeley team will develop integrated waveguide lenses that have potential to enable non-contact optical packaging of fiber arrays with low loss and high tolerances.

S.J. Ben Yoo, University of California, Davis
Project: Athermal and power-efficient scalable high-capacity silicon-photonic transceivers.
Description: The UC Davis team will develop extremely power-efficient athermal silicon-photonic modulator and resonant photodetector photonic integrated circuits scaling to 40 Tb/s capacity at 150 fJ/b energy efficiency and 16 Tb/s/mm I/O density. To achieve this, the team will also develop a new 3D packaging technology for vertical integration of photonic and electronic integrated circuits with 10,000 pad-per-square-mm interconnect-pad-density.
More Context: Intel Labs (Press Kit)

About Intel
Intel (Nasdaq: INTC) is an industry leader, creating world-changing technology that enables global progress and enriches lives. Inspired by Moore’s Law, we continuously work to advance the design and manufacturing of semiconductors to help address our customers’ greatest challenges. By embedding intelligence in the cloud, network, edge and every kind of computing device, we unleash the potential of data to transform business and society for the better. To learn more about Intel’s innovations, go to newsroom.intel.com and intel.com.

© Intel Corporation. Intel, the Intel logo and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Filed Under: Tech

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Footer

Recent Posts

  • From Desk to Flight: High-Value 3D Printing Ideas for a Home Premise
  • Positron AI Raises $230M Series B, Redefines the Economics of AI Inference
  • What You Can Build in Loveable, and Why It Feels Different
  • Forrester Sees Global Tech Spending Hitting $5.6 Trillion in 2026 as AI Drives Growth Despite Tariffs
  • Chiplets Explained: How Modern Chips Are Really Built
  • January 31, 2026 — Tech & Markets Day Digest
  • DealHub Raises $100M to Redefine Enterprise Quote-to-Revenue
  • Preply Reaches $1.2B Valuation After $150M Series D to Scale Human-Led, AI-Enhanced Language Learning
  • Datarails Raises $70M Series C to Turn the CFO’s Office into an AI-Native Nerve Center
  • Emergent Raises $70M Series B as AI Turns Software Creation Into an Entrepreneurial Commodity

Media Partners

  • Market Analysis
  • Cybersecurity Market
Accrual Launches With $75M to Push AI-Native Automation Into Core Accounting Workflows
Europe’s Digital Sovereignty Moment, or How Regulation Became a Competitive Handicap
Palantir Q4 2025: From Earnings Beat to Model Re-Rating
Baseten Raises $300M to Dominate the Inference Layer of AI, Valued at $5B
Nvidia’s China Problem Is Self-Inflicted, and Washington Should Stop Pretending Otherwise
USPS and the Theater of Control: How Government Freezes Failure in Place
Skild AI Funding Round Signals a Shift Toward Platform Economics in Robotics
Saks Sucks: Luxury Retail’s Debt-Fueled Mirage Collapses
Alpaca’s $1.15B Valuation Signals a Maturity Moment for Global Brokerage Infrastructure
The Immersive Experience in the Museum World
CyberCube Appoints Chris Methven as CEO, Signaling Next Phase of Growth
Modveon Raises $10M to Build a Verified Operating System for Governments and Citizens
Modirum Platforms Joins Digital Defence Ecosystem Finland to Expand Europe’s Secure Digital Defence Capabilities
Salt Typhoon Reaches Scandinavia: When Telecom Espionage Goes Public in Norway
SentinelOne Expands AI Security to the First Mile, Redefining How Enterprises Protect AI Systems
NETSCOUT SYSTEMS Q3 FY2026: Quiet Acceleration, Better Mix, and a Cautious Turn Toward Growth
India’s Cyber Delegation Arrives in Tel Aviv for CyberTech 2026
Andersen Consulting Expands Cybersecurity and Legal Tech Capabilities in Strategic HaystackID Partnership
Lionsgate Network to Present AI-Powered Crypto Fraud Solutions at CyberTech Tel Aviv 2026
Cybertech 2026, January 26–28, Tel Aviv Expo

Media Partners

  • Market Research Media
  • Technology Conferences
When the Market Wants a Story, Not Numbers: Rethinking AMD’s Q4 Selloff
BBC and the Gaza War: How Disproportionate Attention Reshapes Reality
Parallel Museums: Why the Future of Art Might Be Copies, Not Originals
ClickHouse Series D, The $400M Bet That Data Infrastructure, Not Models, Will Decide the AI Era
AI Productivity Paradox: When Speed Eats Its Own Gain
Voice AI as Infrastructure: How Deepgram Signals a New Media Market Segment
Spangle AI and the Agentic Commerce Stack: When Discovery and Conversion Converge Into One Layer
PlayStation and the Quiet Power Center of a $200 Billion Gaming Industry
Adobe FY2025: AI Pulls the Levers, Cash Flow Leads the Story
Canva’s 2026 Creative Shift and the Rise of Imperfect-by-Design
Chiplet Summit 2026, February 17–19, Santa Clara Convention Center, Santa Clara, California
MIT Sloan CIO Symposium Innovation Showcase 2026, May 19, 2026, Cambridge, Massachusetts
Humanoid Robot Forum 2026, June 22–25, Chicago
Supercomputing Asia 2026, January 26–29, Osaka International Convention Center, Japan
Chiplet Summit 2026, February 17–19, Santa Clara Convention Center, Santa Clara, California
HumanX, 22–24 September 2026, Amsterdam
CES 2026, January 7–10, Las Vegas
Humanoids Summit Tokyo 2026, May 28–29, 2026, Takanawa Convention Center
Japan Pavilion at CES 2026, January 6–9, Las Vegas
KubeCon + CloudNativeCon Europe 2026, 23–26 March, Amsterdam

Copyright © 2022 Technologies.org

Media Partners: Market Analysis & Market Research and Exclusive Domains, Photography