• Skip to main content
  • Skip to secondary menu
  • Skip to footer

Technologies.org

Technology Trends: Follow the Money

  • Technology Events 2026-2027
  • Sponsored Post
  • Technology Markets
  • About
    • GDPR
  • Contact

Intel Launches Integrated Photonics Research Center

December 8, 2021 By admin Leave a Comment

Collaborative, multiple university center brings together world-renowned photonics and circuits researchers to pave the way for the next decade of compute interconnect.

SANTA CLARA, Calif. – What’s New: Intel Labs recently opened the Intel® Research Center for Integrated Photonics for Data Center Interconnects. The center’s mission is to accelerate optical input/output (I/O) technology innovation in performance scaling and integration with a specific focus on photonics technology and devices, CMOS circuits and link architecture, and package integration and fiber coupling.

“At Intel Labs, we’re strong believers that no one organization can successfully turn all the requisite innovations into research reality. By collaborating with some of the top scientific minds from across the United States, Intel is opening the doors for the advancement of integrated photonics for the next generation of compute interconnect. We look forward to working closely with these researchers to explore how we can overcome impending performance barriers.”
–James Jaussi, senior principal engineer and director of the PHY Research Lab in Intel Labs

Why It’s Important: The ever-increasing movement of data from server to server is taxing the capabilities of today’s network infrastructure. The industry is quickly approaching the practical limits of electrical I/O performance. As demand continues to increase, electrical I/O power-performance scaling is not keeping pace and will soon limit available power for compute operations. This performance barrier can be overcome by integrating compute silicon and optical I/O, a key research center focus.

Intel has recently demonstrated progress in critical technology building blocks for integrated photonics. Light generation, amplification, detection, modulation, CMOS interface circuits and package integration are essential to achieve the required performance to replace electrical as the primary high-bandwidth off-package interface.

Additionally, optical I/O has the potential to dramatically outperform electrical in the key performance metrics of reach, bandwidth density, power consumption and latency. Further innovations are necessary on several fronts to extend optical performance while lowering power and cost.

About the Research Center: The Intel Research Center for Integrated Photonics for Data Center Interconnects brings together universities and world-renowned researchers to accelerate optical I/O technology innovation in performance scaling and integration. The research vision is to explore a technology scaling path that satisfies energy efficiency and bandwidth performance requirements for the next decade and beyond.

Intel understands that academia is at the heart of technological innovation and seeks to catalyze innovation in research at leading academic institutions worldwide. Today’s announcement reflects Intel’s ongoing commitment to collaborate with academia in developing new and advanced technologies that improve and further computing as we know it.

The researchers participating in the Research Center include:

John Bowers, University of California, Santa Barbara
Project: Heterogeneously Integrated Quantum Dot Lasers on Silicon.
Description: The UCSB team will investigate issues with integrating indium arsenide (InAs) quantum dot lasers with conventional silicon photonics. The goal of this project is to characterize expected performance and design parameters of single frequency and multiwavelength sources.

Pavan Kumar Hanumolu, University of Illinois, Urbana-Champaign
Project: Low-power optical transceivers enabled by duo-binary signaling and baud-rate clock recovery.
Description: This project will develop ultra-low-power, high-sensitivity optical receivers using novel trans-impedance amplifiers and baud-rate clock and data recovery architectures. The prototype optical transceivers will be implemented in a 22 nm CMOS process to demonstrate very high jitter tolerance and excellent energy efficiency.

Arka Majumdar, University of Washington
Project: Nonvolatile reconfigurable optical switching network for high-bandwidth data communication.
Description: The UW team will work on low-loss, nonvolatile electrically reconfigurable silicon photonic switches using emerging chalcogenide phase change materials. Unlike existing tunable mechanisms, the developed switch will hold its state, allowing zero static power consumption.

Samuel Palermo, Texas A&M University
Project: Sub-150fJ/b optical transceivers for data center interconnects.
Description: This project will develop energy-efficient optical transceiver circuits for a massively parallel, high-density and high-capacity photonic interconnect system. The goal is to improve energy efficiency by employing dynamic voltage frequency scaling in the transceivers, low-swing voltage-mode drivers, ultra-sensitive optical receivers with tight photodetector integration, and low-power optical device tuning loops.

Alan Wang, Oregon State University
Project: 0.5V silicon microring modulators driven by high-mobility transparent conductive oxide.
Description: This project seeks to develop a low driving voltage, high bandwidth silicon microring resonator modulator (MRM) through heterogeneous integration between the silicon MOS capacitor with high-mobility Ti:In2O3 The device promises to overcome the energy efficiency bottleneck of the optical transmitter and can be co-packaged in future optical I/O systems.

Ming Wu, University of California, Berkeley
Project: Wafer-scale optical packaging of silicon photonics.
Description: The UC Berkeley team will develop integrated waveguide lenses that have potential to enable non-contact optical packaging of fiber arrays with low loss and high tolerances.

S.J. Ben Yoo, University of California, Davis
Project: Athermal and power-efficient scalable high-capacity silicon-photonic transceivers.
Description: The UC Davis team will develop extremely power-efficient athermal silicon-photonic modulator and resonant photodetector photonic integrated circuits scaling to 40 Tb/s capacity at 150 fJ/b energy efficiency and 16 Tb/s/mm I/O density. To achieve this, the team will also develop a new 3D packaging technology for vertical integration of photonic and electronic integrated circuits with 10,000 pad-per-square-mm interconnect-pad-density.
More Context: Intel Labs (Press Kit)

About Intel
Intel (Nasdaq: INTC) is an industry leader, creating world-changing technology that enables global progress and enriches lives. Inspired by Moore’s Law, we continuously work to advance the design and manufacturing of semiconductors to help address our customers’ greatest challenges. By embedding intelligence in the cloud, network, edge and every kind of computing device, we unleash the potential of data to transform business and society for the better. To learn more about Intel’s innovations, go to newsroom.intel.com and intel.com.

© Intel Corporation. Intel, the Intel logo and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Filed Under: Tech

Reader Interactions

Leave a Reply Cancel reply

Your email address will not be published. Required fields are marked *

Footer

Recent Posts

  • 30 Rock Was Shaped by How Far Daylight Travels; the Data Center Is Shaped by How Far Heat Does
  • Why DRAM and HBM Demand Grows as AI Matures, and Where the Cycle Still Bites
  • The AI Boom Is Broadening: Intel’s $100 Billion Book, CoreWeave’s 1.5 Gigawatts, and Gemini’s Billionth User
  • Autodesk Opens Fusion to AI Agents as SendCutSend Banks $110 Million: The Design-to-Part Loop Is Now Machine-Readable
  • Cloudflare Open-Sources Cloudflare OS: The Agent Workspace Is Free, the Network Underneath Is Not
  • Marvell (MRVL) Turns Celestial AI Into Product, and the $5.5 Billion Earnout Clock Is Now Running
  • Samsung Unveils zHBM and 400-Layer V10 BV-NAND at FMS 2026, and Wafer Bonding Is the Common Thread
  • Kioxia GP1 Wins FMS Best of Show With 10 Million IOPS, Splitting From SanDisk and SK Hynix on HBF
  • The Humanoid Robot Bottleneck Is the Battery: Why Two Kilowatt-Hours Caps the Whole Industry
  • SK hynix HBF Standard Turns NAND Into a Memory Tier, and the Memory Trade Still Has Room to Run

Media Partners

  • Market Analysis
  • Cybersecurity Market
  • App Coding
Retail Earnings Week: The 1.65% Real Sales Number Behind the 5% Headline
SanDisk and Marvell Top Our Hot Stocks List: Two-Thirds of FY2028 NAND Bits Are Already Contracted
Who Insures the AI Buildout? $30 Billion Campuses Meet a $3.5 Billion Ceiling
US Market Cap at $74 Trillion: Why the Market Has Room to Grow Without Repricing
Buffett Indicator at 230%: Why the Labor Share Makes Market Cap to GDP Unreadable
60-Month Transformer Lead Times Are a Bigger AI Constraint Than the Copper Deficit
America Mines the World’s Semiconductor Quartz and Has No Export Controls on It
China’s Equipment Export Controls Are the Real Threat to America’s 2028 Magnet Timeline
Earnings Recap August 3-7, 2026: AMD, Datadog and SanDisk All Beat and All Fell
July Jobs Report: The 103,000 Revised Away Matters More Than the 23,000 Lost
Datavault AI Will Pay $94.5 Million in Cash for CyberCatch, a Company With Roughly $230,000 in Annual Revenue
Oligo Security Raises $60 Million as Runtime Vendors Turn Post-Mythos Into a Market Category
ISACA Europe Conference 2026: AI Governance and Cyber Resilience in Munich, 7-9 October
Bitdefender Adds EU-Only MDR to Its Sovereign Acceleration Program, Turning Data Sovereignty Into a Product SKU
Lattice Semiconductor Closes $1.65 Billion AMI Acquisition, Merging Server Firmware With Root-of-Trust Silicon
NVD Hits 45,207 Flaws in 2026 as Microsoft Prices AI Vulnerability Discovery at Half the Market
Way Security Raises $20M Seed From Insight Partners and Glilot for AI-Driven Identity Deployment
Jensen Huang Is Right About Open Models and Wrong About Cybersecurity
Glow Emerges From Stealth With $180 Million Series A At $1.2 Billion Valuation
Cisco Releases Antares-350M and Antares-1B Open-Weight AI Models for Vulnerability Detection
Cloudflare Kitesurf: An Agent-First Browser That Uses 3-7x Less Memory Than Chromium
Vibe Coding Works Until You Have to Read the Code
Asynchronous Programming in Python: How the Event Loop, Event Queue, and Thread Pool Fit Together
PixVerse Closes Series C Extension at $439 Million and Pivots From AI Video Into Games
DigitalOcean Launches AI-Native Cloud at Deploy 2026
Verdent Updates AI Platform to Function as a Full Engineering Team for Solo Builders
The Side Project App Is Not Dead. The Side Project App Business Is.
The App Monetization Landscape Has Changed and Most Teams Have Not Caught Up
Building Offline-First Mobile Apps Is Harder Than It Looks and Worth It
State Management in React Native Has Too Many Options and One Right Answer

Media Partners

  • Market Research Media
  • Technology Conferences
  • API Coding
Weekly Network Analytics, July 19 to July 25, 2026: Visits Up 14%
Adobe (ADBE) and Figma (FIG) Have Each Lost Roughly Half Their Value to a Competitor Set Worth $34 Million
Getty Images Kills the $3.7 Billion Shutterstock Merger Rather Than Sell the Editorial Business the UK Demanded
Fox’s $22B Roku Deal: 4.6x Sales, Paid in 1.5x Stock
Tuesday Open: AI Earnings Engine Holds the Line as Iran Overhang Fades to Noise
China’s U.S. Treasury Holdings: The Great Repositioning (2021–2025)
Infographic: Why the 2025 CIPA Data Proves the APS-C Renaissance is Real
How WiFi Changed Media
Canva Acquires Simtheory and Ortto to Build End-to-End Work Platform
Netflix Price Hikes, The Economics of Dominance in a Saturated Streaming Market
Q4 2026 Semiconductor and Memory Conferences: Dates, Locations, Who Presents
FMS 2026 in Santa Clara: Kioxia, Samsung, SanDisk and SK Hynix Offer Four Incompatible Fixes for the AI Memory Wall
San Francisco AI Summit 2026: Korea-US AI and Semiconductor Summit, July 24, San Francisco, California
SIGGRAPH 2026 in Los Angeles: NVIDIA’s Physical AI Day, a First Games Summit, and the Bolt Graphics Zeus Bet
Inside AMD Advancing AI 2026: Lisa Su Puts Helios on Stage as OpenAI, Meta, Anthropic and Cerebras Line Up Behind It
Remaining 2026 Tech Conferences: Black Hat, Dreamforce, Web Summit Lisbon and AWS re:Invent
2026 Esri User Conference — July 13–17, San Diego
HubSpot UNBOUND 2026: Analyst Day Set for September 17 in Boston
The Signal for the Event-Tech Sector
The 10 Most Significant Tech Events and Earnings to Watch This Summer
Every Accident in Your API Becomes a Contract
Why Private Domain Data Is the Real Key to AI That Actually Works
Orkes Raises $60M to Bring Production-Grade AI Orchestration to Enterprise Developers
Form.io Launches MCP Server and Agentic Coding Toolset for Governed Enterprise AI Development
Appdome Upgrades MobileBOT Defense With Identity-First Mobile API Protection
Five SDK Generators Compared: Speakeasy, Stainless, Fern, APIMatic, and OpenAPI Generator
API Monetization Models That Work and the Ones That Drive Developers Away
gRPC in Production: What the Documentation Doesn't Tell You
Event-Driven Architecture vs Request-Response: Choosing the Right Communication Pattern
The Business Case for Internal APIs That Most Engineering Leaders Ignore

Copyright © 2026 Technologies.org

Media Partners: Market Analysis · Market Research · Referently · Photography